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ABSTRACT 
In this paper anew boost topology is proposed. The circuit 
is similar with two parallel boost dc-to-dc converters, but 
the two inductors are charged in parallel and release 
energy in series, thus enhancing the voltage boost ratio. 
After a short analysis of the circuit, a comparative study 
with other classic boost converter (single boost and two-
cascade) is presented. The simulation results show a net 
improvement of the boost ratio for the new proposed 
topology. 
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1.  Introduction 
 
An increased boost factor suits the many emerging 
applications in the automotive industry, 
telecommunications industry, and IT industry as well as 
power generation via fuel cells, photovoltaic arrays and 
wind turbines [1-8].  The basic boost topology does not 
provide a high boost factor.  This has led to many 
proposed topologies such as the tapped-inductor boost, 
cascaded boost and interleaved boost converters [5-8].  
This paper introduces another variation which provides a 
higher boost factor and also provides for the possibility to 
gear up or down thus extending the control range. 
Although control methods such as fuzzy logic [11], 
sliding mode control [14] and others [10, 12, and 14] are 
available, a simple PI controller is used to verify the 
proposed double -boost topology. 
 
 
2.  Proposed Model 
 
Fig. 1 shows the proposed topology. The inductors L1 
& L2 have the same values, the diodes D1-D3 are the same 
type and the same assumption was for the transistors (Q1 
& Q2). Each inductor has its own switch and thus is 
similar with the paralleling of two single/classic 
converters.  
 
 
 
 
 
 
 
 
 
 
 
Fig. 1 Proposed Model 
 
 
2.1 Equivalent Diagram in ON State 
 
Let us firstly consider ideal components. When the 
transistors Q1 & Q2 are in ON state, the proposed 
topology transfers energy from the dc source (Vb) into the 
inductors L1 & L2 as can be seen in Fig.2, where i1 is the 
current through inductor/transistor 1, i2 is the current 
through inductor/transistor 2, io is the output current 
through load RL and C is the smoothing capacitor. 
 
 
 
 
 
 
 
 
 
 
Fig.2 Equivalent diagram for Q1 = Q2 = ON 
 
2.2 Equivalent Diagram in OFF State 
 
 
During the OFF state, the two inductors are connected 
in series, as shown in the equivalent diagram (Fig. 3). 
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Fig.3 Equivalent diagram for Q1 = Q2 = OFF 
 
2.3 Boost Factor 
The switching frequency is high enough so the 
differential equations governing the circuit could be 
linearized. For the charging interval (Q1 = Q2 = ON), the 
voltage across each inductor is Vb and the currents i1(t) 
and i2(t) could be written as: 
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where IL(0) is the initial current through inductor at t = 0. 
When the transistors are turned OFF at t = δT (δ being 
the duty cycle), the voltage across inductors is Vo – Vb 
and the current iL(t) is: 
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Evaluating eq. (1) at t = δT and (2) at t = T, the system 
becomes: 
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The converter is design to operate in continuous mode 
and IL(0) = IL(δT). From the system of (2) and (3) the 
boost factor Mp for the proposed circuit can be deducted: 
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 (5) 
As can be noticed, the boost factor of the proposed 
topology is double as regarded to the simple boost 
converter. 
 
3. Boost Comparison 
 
In order to enhance the advantage of the proposed boost 
topology, a boost factor comparison with a single and 
two-cascaded converter is necessary. This should be done 
taking in consideration the real values of components. 
 
 
3.1 Simple-boost converter 
As presented in [9], the boost factor (Ms) depends on 
inductor resistance (rL) as: 
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When taking in consideration voltage drop across the 
diode (Vd) and transistor resistance in saturation (rdson), 
the boost factor becomes: 
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3.2 Two-cascaded boost converter 
When two identical simple converters are connected in 
cascade (Fig. 4), the boost factor (Mc) is affected by the 
capacitor (C) in the first unit and switching 
synchronization. Eq. (8) shows the boost factor for the 
cascade. 
 
 
 
 
 
 
 
 
 
Fig.4 Double cascade boost converter 
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3.3 Proposed double-boost converter 
For this topology, all the real parameters should be 
taken in consideration at once. As can be noticed, the 
currents through inductors are slightly uneven, but for a 
good approximation they still can be considered equal. 
Then the boost factor could be written as: 
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It can be seen that the inductance resistor and voltage 
across transistor resistor in ON state are considered with 
unity factor because the charging is parallel and 
independent one of each other, while the diode voltage 
drop has a coefficient two because they both are in series 
when the energy is transferred to the output. 
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4. Control System 
 
For this study, a simple IP controller has been used, as 
shown in Fig. 5. 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.5 Double-boost converter, control system 
 
In the steady state, the power balance between input and 
output can be written as: 
( )21b s o o odV I V V I
C dt
= ⋅ +  (10) 
Based on this dynamic equation, majority of authors 
have proposed a classic PI regulator. But the closed-loop 
transfer function of this type of regulator has two zeros: 
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For this study an integral/proportional (Fig. 6) solution 
has been chosen as voltage regulator, where ki, kp are the 
integral and proportional coefficients respectively and τ1 
is the time constant of a noise-rejection low-pass filter. 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 6 IP Regulator 
 
The close-loop transfer function of the system is: 
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The equation (12) shows that the IP solution cancels a 
slow zero from the transfer function improving the 
dynamics of the regulator.  
 
If the poles of the system (s0, s1 and s2) are placed on the 
Butterworth circle with the radius ωo such as: so = - ωo, 
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ki are:  
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If the load resistor is considered (RL), then the 
coefficients become [12]: 
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where T = RL×C. 
 
5. Simulation Results 
 
To validate the above study, the Simetrix 5.3 software 
platform has been used to simulate the proposed topology 
but also the simple and the two-cascade boost converters. 
For all the above circuits, the values of the element have 
been very conservative chosen as: Vb =12 V, L = 100 µH, 
rL = 0.1 Ω, C = 10 µF, Vd = 1 V, RL = 50 Ω, rdson = 50 mΩ 
and the switching frequency of fs = 50 kHz. 
Figures 7 & 8 show the simulation model for the 
proposed boost converter and the output voltage. The 
model has been tune to give the maximum output voltage 
of 122.1 V for a duty cycle of 85 percentages. This gives 
a boost factor of 10.1 compared to 11.9 estimated 
according to (9). 
 
 
 
 
 
 
 
 
 
 
 
Fig.7 Double-boost converter- simulation model 
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Fig.8 Double-boost converter- maximum output voltage 
 
In figure 9 & 10, the simple boost simulation model and 
maximum output voltage are shown. The maximum 
output voltage achieved was 52.7 V for a duty cycle of 80 
percentages. The boost factor is 4.4 compared with and 
estimated of 4.67. 
 
 
 
 
 
 
 
Fig.8 Simple-boost converter- simulation model 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.9 Simple-boost converter- maximum output voltage 
 
The two-cascade boost converter simulation model is 
shown in figure 10 and the maximum output voltage in 
figure 11.  
 
 
 
 
 
 
 
 
Fig.10 Two-cascaded boost converter- simulation model 
The two-cascade boost converter simulation model is 
shown in figure 10 and the maximum output voltage in 
figure 11. The maximum output voltage of 82.1 V is 
achieved for 80 percentages duty cycle which represents a 
boost factor of 6.84 compared to 7.91. It can also be 
observed a very instable starting period, same conclusion 
as in [4]. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.11 Simple-boost converter- maximum output voltage 
 
 
Figures 12 & 13 show the comparative output voltages 
between the simple and two-cascade boost and between 
the simple and the proposed double-boost respectively, 
while figure 14 shows all three output voltages for a better 
comparison. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.12 Double-boost and simple-boost comparison 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.13 Double-boost and two-cascade comparison 
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Fig.14 Output voltage of all studied converters 
 
From the above graphs, it is obvious the boost factor for 
the two-cascade converter is not double of the simple 
boost, while the proposed double-boost is more than 
double. 
Another aspect studied was to verify the assumption that 
the charging currents through the two inductors could be 
considered equal. Fig, 15 shows the two current and the 
current through diode 3 on normal scale, while Fig. 16 
shows the zoom of the moment when these entire three 
current joint together. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 15 Inductors and diode 3 currents 
 
 
 
 
Fig. 13 
 
 
 
 
 
 
 
 
Fig. 16 Inductors and diode 3 currents-zoom 
 
 
From Fig. 16 results a 0.68 percentage difference 
between the two inductor current, which makes very 
much acceptable the initial assumption. 
 
6. Conclusion 
The present paper has presented a new boost topology 
which ensures a significant improvement on boost factor; 
a boost factor of 10 was proven even with very 
conservative parameters’ values of the components. The 
new double-boost converter has been modeled and the 
simulation results are presented in comparison with 
classical known boost converters. 
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